TAMS
/
Java
/
Hades
/
applets:
contents
|
previous
|
next
Hades
Applets
contents
visual index
introduction
std_logic_1164
gatelevel circuits
delay models
flipflops
adders and arithm...
counters
LFSR and selftest
memories
programmable logic
state-machine editor
misc. demos
I/O and displays
DCF-77 clock
relays (switch-le...
CMOS circuits (sw...
RTLIB logic
RTLIB registers
latches
registers
counter
shift-register
16-bit setta...
ROM
RAM
DPRAM
stack
stack
address-decoder
byte- vs. wo...
memory demo
ALU (user-de...
PIO 8255
PIO 8255
USART 8251
8251 text-to...
8251 transmi...
8251 databit...
8251 parity ...
8251 prescaler
8251 loopbac...
8251 loopbac...
8251 error d...
microprogram
full micropr...
1-address da...
3-address da...
2-address da...
Prima processor
D*CORE
MicroJava
Pic16 cosimulation
Mips R3000 cosimu...
Intel MCS4 (i4004)
image processing ...
[Sch04] Codeumsetzer
[Sch04] Addierer
[Sch04] Flipflops
[Sch04] Schaltwerke
[Sch04] RALU, Min...
[Fer05] State-Mac...
[Fer05] PIC16F84/...
[Fer05] Miscellan...
[Fer05] Femtojava
FreeTTS
counter register
The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.)
Circuit Description
The RTLIB
counter
register. It is clocked by the rising edge of the
clk
input while the
ena
input is high.
Print version
|
Run this demo
in the Hades editor (via Java WebStart)
Usage
|
FAQ
|
About
|
License
|
Feedback
|
Tutorial (PDF)
|
Referenzkarte (PDF, in German)
Impressum
http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/50-rtlib/20-registers/counter.html