|  |  | |||
| TAMS / Java / Hades / applets: contents | previous | next | ||||
| Hades Applets contents visual index  introduction  std_logic_1164  gatelevel circuits  delay models  flipflops  adders and arithm...  counters    asynchronous...    asynchronous...    frequency di...    synchronous ...    synchronous ...    up/down counter    asynchrounou...    749x counters    7493 1:16 co...    7490 1:10 co...    7492 1:12 co...    74590 counter    74390 decima...    frequency co...    pulse-generator    digital clock    digital clock  LFSR and selftest  memories  programmable logic  state-machine editor  misc. demos  I/O and displays  DCF-77 clock  relays (switch-le...  CMOS circuits (sw...  RTLIB logic  RTLIB registers  Prima processor  D*CORE  MicroJava  Pic16 cosimulation  Mips R3000 cosimu...  Intel MCS4 (i4004)  image processing ...  [Sch04] Codeumsetzer  [Sch04] Addierer  [Sch04] Flipflops  [Sch04] Schaltwerke  [Sch04] RALU, Min...  [Fer05] State-Mac...  [Fer05] PIC16F84/...  [Fer05] Miscellan...  [Fer05] Femtojava  FreeTTS | Digital clock with BCD counters Circuit Description A digital clock with display for hours, minutes and seconds. The circuit is built from a cascade of six asynchronous, falling-edge triggered BCD counters with a simple trick to reset the counters at the corresponding times. The counter for the lower seconds digit simply runs continously. The upper seconds digit counter, however, needs to be reset after 59 seconds to avoid counting to 99 seconds. This is achieved by connecting the asynchronous reset input of the counter block to its Z2 and Z1 outputs. Therefore, as soon as the counter reaches 60, it is immediately asynchronously reset and at the same time generates the carry to increment the minutes counter - which uses the same structure as the seconds counter. The hours counters use the same trick to immediately asynchronously reset the hours after the hours reach the value 24. Because the reset is asynchronous and very fast, the user has no chance to see the wrong values (like 00:00:60 or 24:00:00) before these are corrected to the right values. | |||
| Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
| Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
| Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/30-counters/80-digiclock/digiclock.html |