Hades logoHades applet banner
TTL-series 7492 1:12 counter

applet icon

The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.)

Circuit Description

This applet shows the internal structure of the TTL-series 7492 1:12 counter integrated circuit.

The counter consists of two separate stages of a single JK-flipflop (1:2) and three JK-flipflops (1:6, asynchronous). The reset inputs (R01 and R02) are shared by all flipflops.

For the full 1:12 counter, the output of the first stage QA is connected to the clock input nB of the 1:6 counter stage. Note the counting sequence 0,1,2,4,5,6 of the 1:6 counter. This was probably preferred over the 0,1,2,3,4,5 sequence due to its cheaper implementation (note that no additional gates are required in front of the JK-flipflops).

Print version | Run this demo in the Hades editor (via Java WebStart)
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German)
Impressum http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/30-counters/60-ttl/SN7492.html