The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.)

Circuit Description

This example presents a positive-edge triggered D-flipflop. The basic structure obviously consists of two basic D-type latches which are connected in series and controlled by inverted phases of the clock signal.

The following image shows example-waveforms for several signals inside the D-flipflop.