TTL-series 74273 8-bit D-type register


		TAMS / Java / Hades / applets: contents \| previous \| next


Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops basic SR fli... SR flipflop ... clocked SR f... D-latch D-flipflop D-flipflop w... JK-flipflop JK-flipflop JK-flipflop ... 7476 JK-flip... flipflop demo LSSD latch 74273 D-regi... 74166 shift-... c-gate c-gate (3 in... micropipeline traffic ligh... traffic ligh... traffic ligh... traffic ligh... adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS		TTL-series 74273 8-bit D-type register The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.) Circuit Description A demonstration of the TTL-series 74273 8-bit D-type register integrated circuit. Just eight D-flipflops with common clock and nreset inputs. Click the input switches (clock, nreset, D1..D8) or type the 'c', 'r', and '1'..'8' bindkeys to play with the circuit.

		Print version \| Run this demo in the Hades editor (via Java WebStart)

		Usage \| FAQ \| About \| License \| Feedback \| Tutorial (PDF) \| Referenzkarte (PDF, in German)

Impressum		http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/16-flipflops/60-ttl/74273.html