TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops basic SR fli... SR flipflop ... clocked SR f... D-latch D-flipflop D-flipflop w... JK-flipflop JK-flipflop JK-flipflop ... 7476 JK-flip... flipflop demo LSSD latch 74273 D-regi... 74166 shift-... c-gate c-gate (3 in... micropipeline traffic ligh... traffic ligh... traffic ligh... traffic ligh... adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | Traffic light controller (4/4, ROM-based)
Circuit Description
Yet another traffic light controller,
realized as a Moore-type state-machine.
This time, however, both the next-state encoding as well as the
output data are stored in a ROM
addressed by the current state (via the flipflop outputs)
and three switches that control the traffic light behaviour:
Use edit-component command from the popup-menu to open the memory editor and view the ROM contents. Note that both the next-state output (four bits) and the LED output values (three bits) fit into one word of the 1Kx8 bit ROM. Obviously, using a ROM of size 1Kx8 bits is wasteful, a ROM of size 128x8 bit would have been sufficient to store the traffic-light data in this example. | |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/18-fsm/10-trafficlight/ampel_43.html |