TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers latches registers counter shift-register 16-bit setta... ROM RAM DPRAM stack stack address-decoder byte- vs. wo... memory demo ALU (user-de... PIO 8255 PIO 8255 USART 8251 8251 text-to... 8251 transmi... 8251 databit... 8251 parity ... 8251 prescaler 8251 loopbac... 8251 loopbac... 8251 error d... microprogram full micropr... 1-address da... 3-address da... 2-address da... Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | 1-address datapath (accumulator and ALU)
Circuit Description
This applet demonstrates a typical accumulator-based microprocessor
1-address datapath.
Many early computers and most 8 bit microprocessors
use an accumulator architecture,
where the central accumulator register is used both as the target
and as one source operand for arithmetic and logic instructions,
while the other source operarand (if any) is provided by the
main memory.
From the point of hardware designs,
this architecture has two advantages.
First, only one register is required, and it can be located
right near to the ALU which keeps wire-lengths short and guarantees
high clock-rates (for the ALU/accumulator block).
Second, no additional adress bits are required in the instruction words,
which is especially helpful on short (16 bit lor lower) instructions.
The obvious disadvantage is that typical 2-address or 3-address
operations like The applet uses on user-configurable ALU, one standard D-type register for the accumulators, and a standard RAM for the main memory. All control inputs are driven by input switches (Ipin and IpinVector); these would be driven by other functional units and the control-unit in a real microprocessor system. Try to execute a few arithmetical and logical operations on this datapath!
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/50-rtlib/80-datapath/accu-datapath.html |