TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE counter bus and flip... RAM address decoder memory subsy... datapath microcode se... program counter processor processor an... Sieve of Era... MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | D*CORE microcode sequencer demonstration
Circuit Description
This applet demonstrates the D*CORE microcode sequencer,
which is the heart of the D*CORE processor control-unit.
This applet is used in the context of the T3 laboratory course
to introduce the basics of a microcoded control-unit.
The circuit consists of three major parts, namely the microcode memory (uROM), the microcode program counter register (MPC), and some feedback logic that decides the next microprogram address. The 4:1 multiplexer is controlled by two bits of the current microcode output word, and selects one of four different input values:
Open the microcode memory editor and edit the microprogram words to create an interesting microcode sequence with at least five or six states. Double-click the microcode single-bits to switch the bits, or type in the new values directly. For details, check the course material (in German) on our webserver.
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/60-dcore/t3/sequencer.html |