TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... counters asynchronous... asynchronous... frequency di... synchronous ... synchronous ... up/down counter asynchrounou... 749x counters 7493 1:16 co... 7490 1:10 co... 7492 1:12 co... 74590 counter 74390 decima... frequency co... pulse-generator digital clock digital clock LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | Digital clock with BCD counters (settable)
Circuit Description
The same digital clock as shown in the previous applet,
but with additional logic to set the time.
The user interface consists of three switches,
and is more or less typical for standalone digital clocks:
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/30-counters/80-digiclock/digiclock2.html |