Parity generator (4 bit)


		TAMS / Java / Hades / applets: contents \| previous \| next


Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits basic gates AND gates OR gates XOR and XNOR De Morgan complex gates AND12 gate simple decoder XOR variants 4-bit parity... 8-bit parity... 2x2 bit mult... Gray-code 7400 and 7486 seven-segmen... 7449 seven-s... Ascii decoder multiplexer ... multiplexer ... 74151 multip... 74154 decode... 74154 decode... priority enc... priority enc... Hamming code barrel-shifter delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS		Parity generator (4 bit) The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.) Circuit Description A simple 4-bit parity generator for even parity, built with four XOR gates. (Note: The corresponding exercise in our introductory courses does not include the hint to use the XOR gates. The attempt to minize the parity generator function using KV-maps and then implementing the circuit using AND-OR gates results in a somewhat larger circuit...)

		Print version \| Run this demo in the Hades editor (via Java WebStart)

		Usage \| FAQ \| About \| License \| Feedback \| Tutorial (PDF) \| Referenzkarte (PDF, in German)

Impressum		http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/10-gates/12-parity/parity4.html