TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 std_logic va... std_logic lo... switches basic gates hex-switch clock generator two-phase clock resolution f... wired-AND demo detectors an... gatelevel circuits delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | Basic gates
Circuit Description
A demonstration of the basic logic gates.
Click the input switches to toggle the corresponding input value
between 0 and 1, and watch the resulting behaviour.
You can also use shift+click to toggle the input value between
the states 0, 1, Z (tri-state, not driven) and X (undefined).
The default input values for each are chosen so that the first mouse-click
already changes the output value.
The left column includes the non-inverting gates ('positive logic'), namely the one-input buffer, the two-input AND gate, and the two-input OR gate. The right column shows the inverting gates: inverter, NAND-gate, and NOR gate.
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/00-intro/03-stdlogic/gates.html |