bit rotation


		TAMS / Java / Hades / applets: contents \| previous \| next


Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic input and ou... configuration animation incrementer adder subtraction rotate shifters comparison logic (bitwise) logic (wordw... muxes bit-twiddling bus-tap expand bits tri-state bu... RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS		bit rotation The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.) Circuit Description A demonstration of the RTLIB bit-rotation operators (hades.models.rtlib.arith.RotateLeft and RotateRight). All components are set to 8-bit bus-width; the input and output components are set to binary display mode to make the bit-rotation explicit. Obviously, a cascade of two 1-bit rotate-right operators results in the same value as a single 2-bit rotate-right or a single 6-bit rotate-left (for 8-bit operand width). Click the input switch (again, shift-click to decrement, control-click for U and Z) or type the 'a' bindkey to control the circuit.

		Print version \| Run this demo in the Hades editor (via Java WebStart)

		Usage \| FAQ \| About \| License \| Feedback \| Tutorial (PDF) \| Referenzkarte (PDF, in German)

Impressum		http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/50-rtlib/10-components/rotate.html