TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... floating-poi... n-bit multip... n-bit adder formula wave... formula wave... formula wave... line waveform freedraw wav... [Fer05] Femtojava FreeTTS | Generated n-bit ripple-carry adder
Circuit Description
This applet demonstrates a 9-bit ripple-carry ALU
(adder/subtractor) automatically created by a C++ program.
That is, the Hades design file(s) for the ALU was not
entered manually via the schematics editor,
but was directly written by a generator program.
Run the generator code and enter the bit-width N,
and a new design will be created.
When started, the program first queries for the bit-width (N), calculates the required circuit structure, and then writes the corresponding Hades design file (called 'sum_Nbits.hds'). The example circuit shown in this applet was created by the generator with N=9. Click (or shift-click) the input switches to select the input values for the ALU, select the function (add/sub), and watch the result values. If necessary, use the popup-menu (zoom, zoom-region) to enlarge the area (left center) with the input switches and the output display. Note that no explicit signal wires are visible in the circuit schematics. When writing the Hades design file for the ALU, the generator program just creates the logical connections ('signals') between the inputs, adders, XOR-gates, and outputs, but it does not create extra graphical objects ('wire segments, solder dots'). Also, the generator uses a simple left-to-right placement strategy for the gates (resulting in rather wide schematics when N>6 or so). Internally, the simulator uses the logical connections and does not need a schematics at all.
The program generator is available on the following compressed archive (tar.gz format). This generator has been written by the computer science student Fred Paulino Ferreira from Universidade Federal de Viçosa, Brazil.
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/95-dpi/addergenerator/addergenerator.html |