The image above shows a thumbnail of the interactive Java applet embedded into this page. Unfortunately, your browser is not Java-aware or Java is disabled in the browser preferences. To start the applet, please enable Java and reload this page. (You might have to restart the browser.)

Circuit Description

This applet demonstrates the static two-input and three-input NAND gates in CMOS technology. Click the input switches or type the ('a','b') and ('c','d','e') bindkeys to control the gates.

The three-input NAND3 gate uses three p-channel transistors in parallel between VCC and gate-output, and the complementary circuit of a series-connection of three n-channel transistors between GND and gate-output.

  NAND3            

  A  B  C  |  Y   
-----------+----
  0  0  0  |  1
  0  0  1  |  1
  0  1  0  |  1
  0  1  1  |  1
  1  0  0  |  1
  1  0  1  |  1
  1  1  0  |  1
  1  1  1  |  0