|  |  | |||
| TAMS / Java / Hades / applets: contents | previous | next | ||||
| Hades Applets contents visual index  introduction  std_logic_1164  gatelevel circuits  delay models  flipflops  adders and arithm...  counters  LFSR and selftest  memories  programmable logic  state-machine editor  misc. demos  I/O and displays  DCF-77 clock  relays (switch-le...  CMOS circuits (sw...    inverter, bu...    NAND, AND    NAND3    NOR, OR    NOR3    AOI22 comple...    OAI31 comple...    TRIBUF tri-s...    TGATE    TRIBUF (tgate)    MUX21 (tgate)    XOR (mux tgate)    XOR (tgate)    DLATCH (tgate)    DLATCH (schema)    DFF (tgate)    DFF (schema)    6T-SRAM cell    SRAM (4x1 bits)  RTLIB logic  RTLIB registers  Prima processor  D*CORE  MicroJava  Pic16 cosimulation  Mips R3000 cosimu...  Intel MCS4 (i4004)  image processing ...  [Sch04] Codeumsetzer  [Sch04] Addierer  [Sch04] Flipflops  [Sch04] Schaltwerke  [Sch04] RALU, Min...  [Fer05] State-Mac...  [Fer05] PIC16F84/...  [Fer05] Miscellan...  [Fer05] Femtojava  FreeTTS | CMOS AOI22 and-or-invert complex gate 
Circuit Description
This applet shows a typical so-called CMOS complex gate,
the and-or-invert AOI22. Click the input switches or type the ('a','b','c','d') bindkeys to control the circuit. A complex or compound gate makes use of the typical structure of static CMOS gates to efficiently realize certain logical functions. The most common complex gates are used to implement the and-or-invert and or-and-invert (see next applet) functions. The gate shown here requires just eight transistors to implement the logical function Y = NOT( (A & B) | (C & D))Again, the trick is to use series-connections of n-channel transistors to implement the logical-AND terms, while parallel connections are used to implement to logical-OR. The complementary structure is used to implement the network of p-channel transistors. Correspondingly, the n-channel transistors controlled by A and B are connected in series, as are the transistors controlled by C and D. Both pairs of transistors are then connected in parallel to realize the lower part of the gate. The complementary structure of p-channel transistors consists of the series-connection of two pairs of parallel connected transistors. 
 
  A B C D  |  Y
 ----------+----
  0 0 0 0  |  1
  0 0 0 1  |  1
  0 0 1 0  |  1
  0 0 1 1  |  0
  0 1 0 0  |  1
  0 1 0 1  |  1
  0 1 1 0  |  1
  0 1 1 1  |  0
           |
  1 0 0 0  |  1
  1 0 0 1  |  1
  1 0 1 0  |  1
  1 0 1 1  |  0
  1 1 0 0  |  0
  1 1 0 1  |  0
  1 1 1 0  |  0
  1 1 1 1  |  0
 | |||
| Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
| Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
| Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/05-switched/40-cmos/aoi22.html |