TAMS / Java / Hades / applets (print version): contents | previous | nextShift-register (59 bit)
DescriptionA 59-bit shift register.
This register is clocked once a second,
with the data input driven by the current output of the decoder
state-machine.
Each bit clocked into the shift register corresponds to one
bit of the DCF-77 time signal.
At the end of a one-minute transmission,
the shift register hold the complete DCF-77 time data for the
following minute, in the order specified by the DCF-77 time code.
The flipflops that holds the hours, minutes, and seconds data
are connected to output ports.
The values on these ports are read and loaded into the output
registers of the DCF-clock
as soon as the decoder state-machine detects the start of a
new minute.
Run the applet | Run the editor (via Webstart)
Impressum | 24.11.06
http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/45-misc/80-dcf77/Shifter59_print.html