| |
DescriptionA six bit synchronous counter
connected to the 'WaitIntervals' subdesign.
This counter is used by the 'DecoderFSM' state-machine to calculate the delay between the DCF-77 signal pulses. It is clocked with the 20 Hz clock signal, and reset whenever the decoder state-machine detects a new pulse.
The three output signals generate by this subdesign correspond to 'one second' interval between pulses, 'two seconds' interval between pulses, and 'timeout' or 'missing signal'.
Run the applet | Run the editor (via Webstart)