| |
DescriptionA simple clocked SR flipflop built from
AND-gates in front of a basic SR flipflop with NOR-gates.
Obviously, the values at the R and S inputs are gated with
the clock signal C.
Therefore, as long as the C signal stays at 0 value, the flipflop
stores its value.
On the other hand, the flipflop behaves like the standard SR flipflop
while C is 1.
Because the behavior is controlled by the static level of the clock signal, such flipflops are called level-sensitive or latches.
(Implementation note: in order to avoid flipflop oscillations due to the discrete-event based simulation model when the 'forbidden' input values (111) are selected, the gate-delays of the first-level AND gates are set to different values. Due to this choice, the reset state is preferred. The real flipflop would enter a random state based on the current operating parameters like temperature, etc. )
Run the applet | Run the editor (via Webstart)